Expert insights on testing strategies help you meet the demand for accelerated design cycles and the need to keep pace with new developments in embedded systems, high-speed communication, advanced electronics, and increasingly compact, high-speed devices.
Other content in this Stream

MSI, Taiwan collaborates with Anritsu to address high-speed signal challenges, ensuring the seamless integration of interface testing, while improving product verification efficiency and stability
This paper examines the crucial PCIe 5.0 serializer/deserializer (SerDes) tests.

This webinar will provide an overview of the methods for solving some of the new test and measurement receiver challenges for PCIE® 5.0 at 32.0 GT/s.

This eBook provides guidance on what to consider when developing a high-speed data transmission product or system and the associated test concerns.

This webinar will provide an overview of the methods for solving some of the new test and measurement receiver challenges for PCIE® 5.0 at 32.0 GT/s.

PCI Express® (PCIe®) technology has long met the bandwidth and reliability demands of traditional high-performance data center computing, which is why it is being leveraged by the automobile industry
PCIe 5.0 works at 32 GT/s data rate per lane, double its predecessor
As a developer of automotive solutions leveraging PCIe technology, it is critical that you have the right technology to ensure your solutions are compliant.

PCI-SIG is finalizing the PCIe 6.0 standard to support the spread of AI and machine learning for DCI. PCIe 6.0 extends the PCIe 5.0 transmission speed from 32 to 64 GT/s by changing the modulation met

Explore 60-GHz millimeter-wave radar and sensor innovations, global regulation trends, detection capabilities, key applications, and technical challenges with practical testing solutions.

Anritsu characterizes PCIe 64 GT/s intra-pair skew, providing BER insights to guide PAM4 tolerance, simulation correlation, and next-gen PCIe design.

Learn how to perform PCIe® 6.0 Rx and Tx LEQ Tests with Return Path Optimization and FEC debugging.

Learn how Anritsu evaluates intra-pair skew in PCIe & USB interfaces, its effect on BER, and methods to ensure high-speed digital signal quality.

Discover how Optical Transport Networks (OTNs) enable high-speed, low-latency, and scalable data transmission for AI, cloud, and IoT—powering next-gen networks with advanced error correction.

Explore key signal integrity concepts like COM, eye patterns, crosstalk, and skew to tackle measurement challenges in today’s high-speed digital and RF systems.

This post explores why skew is becoming a bigger issue than ever, how it affects signal integrity, and how to measure and manage it with confidence.

This is a demonstration video of the USB4 v2 compliance test using the MP1900A.

This webinar focuses on Ethernet standard and Ethernet test of 400/800G including PAM4