FEC is a key technology for assuring the quality of large-capacity transmissions, such as 100 and 400 GbE. Moreover, transmission technologies using 4- and 8-lane optical transceivers, such as QSFP, QSFPDD, and OSFP, as well as PAM4 modulation are being developed actively. Consequently, verification of transmission quality not only requires measurement of the original error rate before applying FEC, but also requires use of multilane FEC patterns defined by each standard to measure the error correction degree. The Signal Quality Analyzer R-series MP1900A is an all-in-one highperformance BERT for both generating multichannel FEC patterns such as 400GbE PAM4 signals and for measuring Jitter tolerance. It can generate defined RS-FEC patterns for 400, 200, 100, 50, and 25 GbE, and uses the DUT internal BER count data before and after FEC to support key error verification tests.
Other content in this Stream
52:17This webinar will provide an overview of the methods for solving some of the new test and measurement receiver challenges for PCIE® 5.0 at 32.0 GT/s.
This eBook provides guidance on what to consider when developing a high-speed data transmission product or system and the associated test concerns.
1:02:57This webinar will provide an overview of the methods for solving some of the new test and measurement receiver challenges for PCIE® 5.0 at 32.0 GT/s.
45:20PCI Express® (PCIe®) technology has long met the bandwidth and reliability demands of traditional high-performance data center computing, which is why it is being leveraged by the automobile industry
As a developer of automotive solutions leveraging PCIe technology, it is critical that you have the right technology to ensure your solutions are compliant.
27:23This webinar focuses on Ethernet standard and Ethernet test of 400/800G including PAM4
The sampling oscilloscope is an ideal instrument for analyzing the eye pattern of these digital signals.
36:20PCIe 6.0 introduces Flow Control Unit (FLIT) encoding to allow forward error correction (FEC) on fixed-size packets. Stress testing PCIe hardware includes addressing this new protocol approach.
Read this Design World article to learn about the evolution of PCIe and the specifics of PCIe 6.0 as compared to previous specifications including the integration of PAM4 technology and FLIT encoding
44:41Watch this webinar to learn about Automotive technology and testing in Telematics, Infotainment and ADAS, including 5G/cellular, server applications, and more
This paper outlines the enhanced PCIe 6.0 technologies, such as PAM4, Forward Error Correction (FEC) and link equalization
28:09High-speed and large-capacity transmission standards using PAM4 signaling, such as 400 GbE, stipulate the use of Forward Error Correction (FEC) to assure transmission quality
This application note explains the Signal Quality Analyzer-R (SQA-R) MP1900A FEC Solution and describes a concrete example of the FEC Rx test using the MU196040B PAM4 ED FEC Symbol Capture function.
59:19Watch this demonstration of PAM4 Jitter Tolerance test and FEC burst error analysis using Anritsu’s BERT Signal Quality Analyzer-R MP1900A.