×

Watch Now

First Name
Last Name
Company Name
Country
State
City
Phone Number
Product Family
Industry
Purchasing Timeframe
Anritsu's privacy policy
 
I have read Anritsu's privacy policy
!
Thank you!
Error - something went wrong!

400G Post FEC BER and Jitter Tolerance Test for Physical Layer Chip and Module Type

High-speed and large-capacity transmission standards using PAM4 signaling, such as 400 GbE, stipulate the use of Forward Error Correction (FEC) to assure transmission quality.  Consequently, jitter tolerance tests for SERDES, DSP, and CDR used by transceivers are required at both pre-FEC evaluations of bit error rate performance as well as at correctable/uncorrectable FEC symbol error performance. View this webinar to learn the following:

  • Latest 400G/800G Market trends  
  • Challenges of high speed PAM4 transmission
  • Outline of FEC (Forward Error Correction) 
  • Anritsu MP1900A physical layer test solutions with the FEC Analysis
  • Jitter Tolerance test based on FEC uncorrectable error criteria
Previous Video
Loading Test Profiles on eSIM Devices - All You Need to Know with Anritsu
Loading Test Profiles on eSIM Devices - All You Need to Know with Anritsu

In this webinar, you will learn everything you need to know about loading test profiles onto eSIM devices

Next Video
PCIe Express in Modern Cars Benefits, Uses & Testing
PCIe Express in Modern Cars Benefits, Uses & Testing

The modern car contains many different types of sensors, cameras, and telecommunications all connected to E...