Watch Now

First Name
Last Name
Company Name
Phone Number
Product Family
Purchasing Timeframe
Anritsu's privacy policy
I have read Anritsu's privacy policy
I have read Anritsu's privacy policy
Thank you!
Error - something went wrong!

Stress Testing PCIe 6.0 FLIT-based Forward Error Correction

PCIe 6.0 introduces Flow Control Unit (FLIT) encoding to allow forward error correction (FEC) on fixed-size packets. Stress testing PCIe hardware includes addressing this new protocol approach. Once FLIT mode is turned on, it will work with any data rate. It improves overall bandwidth and provides low latency, so it is important that hardware is properly tested.

This webinar addresses:

  • Correlation between uncorrectable errors and FBER using Flit FEC.
  • Flit FEC evaluation analysis method for the Physical Layer under worst-case Rx test conditions.
  • Chip and module-level improvement recommendations with respect to uncorrectable error pattern dependency and bit-sequence repeatability.

Learn more about Anritsu's Signal Quality Analyzer-R MP1900A | Anritsu America

No Previous Videos

Next Video
Making Long Distance Measurements Simple
Making Long Distance Measurements Simple

This webinar will review traditional long cable insertion loss test solutions and the limitations and drawb...