×

Watch Now

First Name
Last Name
Company Name
Country
State
City
!
Thank you!
Error - something went wrong!

PCIe® 5.0: Solving 32 GT/s Receiver Compliance & Validation Challenges

March 16, 2021

Webinar Overview:

PCIe I/O bandwidth has doubled every 3 years on average thereby leading to an increased demand for this full-duplex high-speed bus architecture. As the industry begins deploying the 5.0 revision with a bit rate of 32 GT/s, new trends and guidelines emerge for receiver compliance and validation. 

This webinar will provide an overview of the methods for solving some of the new test and measurement receiver challenges for PCIE® 5.0 at 32.0 GT/s.

You will learn:

  • Status of 5.0 specifications including Base, CEM, and the test specifications
  • PCI-SIG® 5.0 compliance program
  • Challenges and latest guidelines on 32 GT/s receiver testing from industry experts
    • Nuances of the 32 GT/s stressed eye calibration
    • Handling high loss backchannels with equalization
    • Thoughts on Rx testing with and without spread spectrum clocking (SSC)
  • Solving validation challenges with a receiver solution from Anritsu & Tektronix
Previous Video
5G NR RF Test Introduction and Anritsu 5G RF Test Solution
5G NR RF Test Introduction and Anritsu 5G RF Test Solution

Next Video
Network Extraction and De-embedding Techniques for a Differential PCB Probe
Network Extraction and De-embedding Techniques for a Differential PCB Probe

Learn how to accurately extract, and de-embed, an S4P model for a true odd mode, 70 GHz, differential probe...