Home » Digital + Optical » Enhanced Testing With Effective FEC Function

× Share this Video

Enhanced Testing With Effective FEC Function

Share this Video

FEC technology is key to ensure quality of high-speed transmissions. The Signal Quality Analyzer-R MP1900A supports NRZ & PAM4 signals for 25/50/100/200/400G multi-channel applications. Features include comprehensive stressed signal & RS-FEC pattern generation. Detailed BER/SER diagnostics & measurements support DUT error verification with powerful Jitter Tolerance & DUT BER import applications. View this video for an overview of the new FEC-based error detector pattern capture feature of the MP1900A.

Previous Flipbook

The FEC Pattern Generation MU196020A-042 Quick Start Guide

FEC is a key technology for assuring the quality of large-capacity transmissions, such as 100 and 400 GbE.

Next Video

PAM4 Gigabit Ethernet Electrical SERDES Analysis, Debug and Compliance Testing

Want a head start on tomorrow's technologies? Sign up for monthly insights

Work Email

First Name

Last Name

Company Name

Country

Opt-in To Future Emails

Thank you!

Error - something went wrong!

Other content in this Stream

PCIe 5.0 SerDes Test and Analysis

This paper examines the crucial PCIe 5.0 serializer/deserializer (SerDes) tests.

Read White Paper

4:37

Anritsu MP1900A USB4 Test Method

This video explains the receiver test calibration and procedure required by Type-C integration USB4 compliance test.

Watch Video

52:17

PCIe® 5.0: Solving 32GTs Receiver Compliance and Validation Challenges

This webinar will provide an overview of the methods for solving some of the new test and measurement receiver challenges for PCIE® 5.0 at 32.0 GT/s.

Watch Webinar

High Speed Data Transmission and Test

This eBook provides guidance on what to consider when developing a high-speed data transmission product or system and the associated test concerns.

Read Ebook

1:02:57

PCIe® 5.0: Solving 32 GT/s Receiver Compliance & Validation Challenges

This webinar will provide an overview of the methods for solving some of the new test and measurement receiver challenges for PCIE® 5.0 at 32.0 GT/s.

Watch Webinar

45:20

PCIe® Technology in Advanced Automotive Designs

PCI Express® (PCIe®) technology has long met the bandwidth and reliability demands of traditional high-performance data center computing, which is why it is being leveraged by the automobile industry

Watch Webinar

1:15

Anritsu MP1900A PCIe® Electrical Test Overview

The Anritsu MP1900A SQA-R is a high-performance BERT for measuring the PHY layer of high-speed interfaces. One unit supports both high-speed networks and bus interfaces. The PCIe® 5.0 standard increas

Watch Video

Tackling Verification Challenges for PCIe 5.0

PCIe 5.0 works at 32 GT/s data rate per lane, double its predecessor

Read White Paper

40:14

PCIe 5.0 SerDes Test and Analysis

Watch Webinar

2:58

PCIe/USB/Thunderbolt Test Solutions

The Signal Quality Analyzer-R MP1900A series of high-performance BER testers (BERT) is designed to measure 400GbE and future 800GbE interfaces and supports more accurate BER evaluation of PAM4 interfa

Watch Video

PCIe® Receiver Test by MP1900A Series

As a developer of automotive solutions leveraging PCIe technology, it is critical that you have the right technology to ensure your solutions are compliant.

Read Application Note

1:01:44

PCIe 5.0 and the Road to PAM4

Watch Webinar

36:20

Stress Testing PCIe 6.0 FLIT-based Forward Error Correction

PCIe 6.0 introduces Flow Control Unit (FLIT) encoding to allow forward error correction (FEC) on fixed-size packets. Stress testing PCIe hardware includes addressing this new protocol approach.

Watch Webinar

What you Need to Know about Error Analysis in PCIe® 6.0 Designs

Read this Design World article to learn about the evolution of PCIe and the specifics of PCIe 6.0 as compared to previous specifications including the integration of PAM4 technology and FLIT encoding

Read Article

33:21

Two-part webinar, focusing on PCIe® 6.0, led by top application engineers from Anritsu and Tektronix

PAM4 BER & JTOL Test Solutions for PCIe 6 & Beyond with Anritsu

Watch Webinar

44:41

Automotive Testing 2G-6G Challenges & Solutions

Watch this webinar to learn about Automotive technology and testing in Telematics, Infotainment and ADAS, including 5G/cellular, server applications, and more

Watch Webinar

PCIe® 6.0 Testing for a New Generation

This paper outlines the enhanced PCIe 6.0 technologies, such as PAM4, Forward Error Correction (FEC) and link equalization

Read White Paper

28:09

400G Post FEC BER and Jitter Tolerance Test for Physical Layer Chip and Module Type

High-speed and large-capacity transmission standards using PAM4 signaling, such as 400 GbE, stipulate the use of Forward Error Correction (FEC) to assure transmission quality

Watch Webinar

3:17

32G/64G NRZ/PAM4 Signal Integrity Test Solution

The Signal Quality Analyzer-R MP1900A series is a high-performance BERT with excellent expandability for supporting Physical layer evaluations. One unit can be used to evaluate both next-generation ne

Watch Video

The FEC Pattern Generation MU196020A-042 Quick Start Guide

FEC is a key technology for assuring the quality of large-capacity transmissions, such as 100 and 400 GbE.

Read Application Note

Return to Home